.jpeg){kind=icon}
Position:
Engineer (DFT)
Job Description:
:- Hands on experience in various DFT aspects like Scan insertion, MBIST and JTAG, ATPG, Pattern validation at block level as well as Fullchip level
- Synopsys tools: DFT MAX, TetraMAX
OR
- Cadence tools: RTL Compiler, Encounter Test , modus, Janus
OR
- Mentor Graphics tools: Tessent tool chain, TestKompress
- Debussy, VCS/Questa/IUS
- PT tool from Synopsys
Location:
IN-KA-Bangalore, India (eInfochips)
Time Type:
Full time
Job Category:
Engineering Services
Similar Jobs
Be an Early Applicant
The role involves working on ASIC design at Alphawave Semi, contributing to technologies that drive critical data communication for various industries, including AI, 5G, and autonomous vehicles.
Be an Early Applicant
As a Principal Engineer in ASIC DFT, you will define and implement advanced DFT solutions for Flash Controllers, lead various DFT tasks, collaborate with cross-functional teams, and provide mentorship. You will work on the integration of DFT methodologies, ensuring alignment with project requirements and quality standards.
Be an Early Applicant
As a Senior Engineer I in DFT, you will design and implement DFT architectures, generate and insert DFT structures, produce ATE test patterns, and mentor junior engineers while ensuring efficient testing and debugging of SoC designs in a fast-paced environment.
What you need to know about the Chennai Tech Scene
To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.
