Broadcom Logo

Broadcom

Senior Memory Design Engineer

Posted 5 Days Ago
Be an Early Applicant
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Design and develop single- and multiport SRAM and register file compilers across advanced process technologies. Responsibilities include CMOS circuit design, simulation, timing and margin analysis, statistical yield characterization, power and signal integrity analysis, compiler tuning and sign-off, silicon failure diagnosis, and layout review. The role also requires hands-on use of schematic, layout, circuit simulation, and waveform analysis tools, with scripting and memory DFT experience preferred.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

JD for Senior Design Engineer

1) Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file compilers in 28nm/16FF/7FF/5FF Technologies
2) Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder and control logic.
3) Development of critical path and characterization flow to perform detailed margin and characterization simulations.
4) Statistical Analysis of Bit-Cell and Sense Amplifier and Self Time Blocks for Compiler Target yield Sign-Off
5) Design Tuning, Margin Analysis and Sign-Off for Complete Compiler to meet Yield and Performance targets.
6) Logic simulations and detailed timing analysis of key paths in high speed memory design.
7) Signal-Integrity (EM) and Power-Integrity (IR drop) analysis and design. 

Skill Sets/Prerequisites 

1) Expertise of high speed/low power CMOS circuit design, clocking scheme, Static and dynamic logic circuits
2) Experience in Designing and driving one or many Memory Compilers Specifications to final release 
3) Deep expertise in Understanding and Developing Split rail, Power gating Architecture and circuit design
4) Hands on Experience on Silicon Debug/Diagnose the failures. Deep expertise on Silicon Failures, Analysis and fixing.
5 Complete hands on experience in using Cadence/Mentor schematic/layout editor tools
6) Complete hands on experience with Circuit simulation, MC analysis and waveform viewer tools such as HSPICE, HSIM, XA, FinSim, XARA, nWave, waveform viewer etc
7) Experience in Skill/Perl/Python Scripting is a strong plus 
8) Experience in Understanding the layout design issues in sub nanometer regime is a must. 
9. Expertise in Understanding Memory DFT is a Plus.
10. Masters Degree with 4+ Years or Bachelors Degree with 5+ years

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

5 Days Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Designs and develops high-speed single- and multiport SRAM and register-file compilers across advanced process technologies. Responsibilities include CMOS circuit design, simulation, timing and margin analysis, statistical yield characterization, power and signal-integrity analysis, compiler tuning and sign-off, silicon failure diagnosis, and supporting memory design release. The role requires hands-on schematic, layout, simulation, waveform analysis, and scripting experience.
Top Skills: 16Ff28Nm5Ff7FfCadenceCmosEmFinsimHsimHspiceIr DropMemory DftMentorNwavePerlPower IntegrityPythonRegister FilesSignal IntegritySkillSramXaXara
One Month Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Designs and analyzes memory architectures and transistor-level circuit blocks, including layout, physical implementation, post-layout verification, characterization, and behavioral and physical memory models. Develops automation scripts for simulation and verification, documents specifications and timing, supports DFT and chip integration, and creates silicon test plans. The engineer also correlates silicon results with simulations and assists with silicon debug.
Top Skills: Automation ScriptingBehavioral Memory ModelsDftEm/Ir AnalysisMemory CompilersMulti-Port MemoriesPhysical Memory ModelsRegister FilesReliability AnalysisRomSignal IntegritySilicon TestingSramTransistor-Level Circuit DesignTransistor-Level Simulation
One Month Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Lead memory layout design from floor-planning to tapeout for advanced CMOS nodes. Apply process rules and verification (LVS/DRC/ERC), manage schedules, mentor juniors, automate layout flows, and document methodologies to meet quality and timing requirements.
Top Skills: 2Nm3Nm5NmAntenna ChecksCadence Schematic CaptureCadence VirtuosoCadence Virtuoso Xl (Vxl/Exl)CalibreCmos 7NmDrcElectromigrationErcFloor-PlanningHerculesLayout AutomationLvsMemory CompilersRc ExtractionSkill

What you need to know about the Chennai Tech Scene

To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account