Micron Technology Logo

Micron Technology

Staff DRAM RTL design engineer

Reposted 3 Days Ago
Be an Early Applicant
In-Office
Hyderabad, Telangana
Senior level
In-Office
Hyderabad, Telangana
Senior level
Design digital IP blocks from microarchitecture to RTL, oversee physical development and verification processes, and mentor teams for DRAM technology innovation.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Key Responsibilities:
  • Take responsibility for designing digital IP blocks from initial microarchitecture to RTL creation, integration, and supporting physical hardware development.
  • Define and review module interfaces and system-level architecture.
  • Actively leverage AI-based tools, agentic workflows, and automation frameworks to:
    • Accelerate RTL design optimization and design-space exploration
    • Assist in testbench generation and corner coverage
    • Improve debug efficiency across simulation and silicon learning loops
  • Define semicustom methodology for memory design
  • Drive full-chip integration including CDC, Lint, synthesis, STA and power analysis.
  • Collaborate with CAD, EDA, and software teams to integrate AI-driven flows into simulation, verification, and design sign-off environments.
  • Collaborate closely with architecture, design, verification, and physical design / layout teams.
  • Oversee and manage the layout process including floor-planning, placement, and routing.
  • Perform block-level and full-chip verification including functional, timing, power and reliability analysis using industry standard and Micron-specific simulators and tools.
  • Contribute to cross-group communication to work towards standardization and group success
  • Provide technical mentorship and participate in design and methodology reviews.
  • Drive innovation into the future memory generations and design methodology within a dynamic work environment

Minimum Qualifications
  • Master's degree in electrical or computer engineering with 6-10 years of experience in RTL design.
  • Solid knowledge of asynchronous and synchronous design concepts and CDC methodologies.
  • Deep understanding of SoC design flows (Lint, CDC, synthesis, STA, power analysis)
  • Fundamentals in CMOS circuit design, device physics and memory operation.
  • Ability to work effectively with global multi-functional teams.

Preferred Qualifications
  • Domain knowledge in DRAM design (DDR5, LPDDR5 or HBM or in any other memory related field)
  • Exposure to or strong interest in AI/ML-assisted design flows, agentic AI or advanced automation in digital design and verification.
  • Experience working with Spyglass
  • Domain knowledge in NAND memory design
  • Experience on SoC / ASIC semicustom flow

Strong communication, problem-solving and collaboration skills.
About Micron Technology, Inc.
We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.
To learn more, please visit micron.com/careers
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
To request assistance with the application process and/or for reasonable accommodations, please contact [email protected]
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead verification efforts for full-chip memory designs (DRAM/SRAM) including gate-level simulation, timing/setup-hold analysis, UVM/SystemVerilog testbench development, coverage-driven regression, and AI-enabled automation to improve verification productivity while collaborating with global design teams.
Top Skills: Ai-Assisted ToolsCmosDdr5Ddr6DramGate-Level SimulationLogic Schematic AnalysisLpddr5Lpddr6PliSramSystemverilogTiming Analysis (Setup/Hold)UvmVerilog
Yesterday
In-Office
Mid level
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Data Governance Analyst supports Global Procurement, ensuring trusted data governance, improving master data quality, and partnering cross-functionally to meet reporting needs and enhance decision-making processes.
Top Skills: Cloud Data PlatformsPower BISnowflakeTableau
Yesterday
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and own custom analog, mixed-signal, and high-speed layout for LPDDR PHYs. Address signal integrity, symmetry, power distribution, and parasitic-aware co-design. Perform DRC/LVS closure, parasitic extraction correlation, post-layout ECOs, and JEDEC-compliant optimizations to ensure first-silicon success and manufacturability. Collaborate with architecture, circuit, verification, and silicon debug teams; support PPA and low-power goals and contribute to layout automation and knowledge sharing.
Top Skills: Ai/MlDrcJedecLpddrLpddrxLvsParasitic ExtractionVxl

What you need to know about the Chennai Tech Scene

To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account