Broadcom Logo

Broadcom

Staff Engineer

Posted Yesterday
Be an Early Applicant
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Senior level
Lead development and improvement of functional, timing, power, and DFT simulation models for memory IP, including SRAM, RF, CAM, and ROM. Author model templates for memory compilers, improve model-generation flows, support verification and simulation, resolve issues with design teams and tool vendors, and handle library support requests. The role requires independent project leadership, ASIC development expertise, scripting, Linux proficiency, and strong Verilog modeling and verification skills.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description: 

Broadcom's Central Engineering Group (CEG) is looking for an experienced, energetic and self-driven professional  to join our team as a senior modeling engineer for the development and improvement of functional, timing, power, and DFT simulation models.  This role will focus on authoring, debugging, and optimizing memory IP (SRAM, RF, CAM, ROM, etc.) EDA models used in ASIC-like design flows by chip teams throughout the company.  This is a senior position with the expectation that the candidate can lead projects, proactively navigate complex technical issues, be able to work autonomously, and collaboratively participate in the establishment of strategic objectives.


The candidate must have abilities to prioritize well, communicate clearly and concisely,  deliver high quality solutions on-time, and possess excellent problem solving skills. This person will be expected to work across multiple facets of projects, have experience with ASIC development, and juggle multiple responsibilities at the same time exhibit excellent multitasking, context switching, and time management skills.

Responsibilities: 


Candidate will

  • Lead memory modeling and compiler development projects working closely with design teams in an environment highly charged with technical complexities and dynamic schedule challenges. 
  • Be expected to demonstrate skills and abilities to lead and drive results & improvements, multitask and deliver high quality solutions in a timely fashion.
  • Write model templates for integration into memory compilers to generate models used in DFT/CAD tools used in ASIC development flows.
  • Participate in forums for model development, improvement and reviews, and will serve as a knowledge resource for peers, colleagues, and subordinates in the organization.
  • Be expected to communicate well, document well, prioritize tasks and handle the multiple facets of model development projects independently to meet the business goals and commitments.
  • Work to improve memory models and model generation flows for better performance, user experience and quality.
  • Work directly with IP design teams, compiler teams and tool vendors globally to help resolve model related issues, and find timely solutions.
  • Respond to library support requests and address tickets on model issues from product teams across Broadcom. 

Qualifications:


  • The minimum engineering experience required is typically a BS degree in EE/CS/CE with programming/coding experience with 8+ years of industry experience, or an MS degree with 6+ or Ph.D. degree in EE/CS with 3+ years of industry experience.
  • Have at least 3 years experience using Linux systems; possess excellent knowledge of Linux commands, file systems, and job execution.      
  • Strong preference for 5+ years of experience in Verilog modeling skills
  • Static & Dynamic timing analysis knowledge.
  • Experience with chip design tools and design flows, such as:
    • DFT:  Tessent, LogicVision, Modus, manufacturing test flows: at-speed scan test, Logic BIST, Memory BIST
    • Synthesis: Design Compiler, Genus.
    • Simulation: VCS, Questa, Verilog, waveform viewers, and simulation debug.
    • UVM verification tetsbench and methodology development
  • Conversant with Verilog/RTL/Behavioral/Timing/Power/DFT/ATPG/Synthesizable model development for SRAMs/RF/CAM/ROM, etc. memories.    
  • Experience in writing directed test bench in verilog for model verification.
  • Knowledge and experience using simulators - NC, VCS, ModelSim, ESPCV is a must.
  • Familiarity with memory model verification/QC flow is required.
  • Scripting & flow automation, Perl, Python, Tcl, Shell programming skills are required. 
  • Able to work in agile and dynamic development environments.
  • Excellent written and verbal communication skills.
  • Skilled multi-tasking abilities and context switching skills are a must.
  • Strong analytical, problem solving and quick learning skills are required.
  • Good team player, methodical, eye for detail, independent, well organized, and have the ability to remain calm and composed in high pressure situations.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

3 Days Ago
Easy Apply
In-Office or Remote
Easy Apply
Senior level
Senior level
Cloud • Information Technology • Security • Software
Lead cloud platform reliability across observability, FinOps, incident management, AI-driven automation, business continuity, and disaster recovery. Build production tooling in Go or Python across AWS and GCP, improve availability and recovery metrics, optimize cloud costs, design and test DR environments, and establish incident processes. Partner with engineering, finance, support, and leadership while mentoring teams and driving technical direction across the organization.
Top Skills: AthenaAWSAws Compute OptimizerAws Cost And Usage Report (Cur)Aws Cost ExplorerBigQueryCloudabilityCloudhealthCommitted-Use DiscountsDatadogEbpfGCPGoGrafanaKubecostKubernetesLarge Language Models (Llms)LokiMimirOpentelemetryPrometheusPythonReserved InstancesSavings PlansTempoTerraformThanosVantage
7 Days Ago
Remote
IN
Mid level
Mid level
Artificial Intelligence • Information Technology • Machine Learning • Software • Virtual Reality • Analytics
Develop, maintain, and troubleshoot application logic and database structures in Rocket UniVerse and other PICK/MultiValue environments. Support Order Management, Inventory, Purchasing, and Reporting modules; resolve production defects; create queries using RetrieVe or AQL; integrate with SQL Server; collaborate with .NET teams; document business logic; and support data migration to relational or modern platforms.
Top Skills: AqlC# .NetD3JbasePick/Multivalue DatabasesRetrieveRocket UniverseSQL ServerUnidataVb.NetWin32
7 Days Ago
Remote
IN
Senior level
Senior level
Artificial Intelligence • Information Technology • Machine Learning • Software • Virtual Reality • Analytics
Develops, maintains, and troubleshoots application logic and database-layer functionality within Rocket UniVerse and other PICK/MultiValue environments. Supports Order Management, Inventory, Purchasing, and Reporting modules; resolves production defects; develops RetrieVe/AQL queries; supports SQL Server integration; collaborates with .NET developers; documents business logic and data structures; and contributes to data migration and application optimization initiatives.
Top Skills: .NetAqlC#D3JbasePick/Multivalue DatabasesRetrieveRocket UniverseSQL ServerUnidataVb.NetWin32

What you need to know about the Chennai Tech Scene

To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account