Design and deliver high-quality memory layouts for advanced FinFET processes. Manage floor-planning, schedule, and chip integration; perform physical verification (LVS/DRC/ERC/Antenna/EM); lead and train layout teams; document methodologies and adapt to new process rules and automation.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:Job Requirements:
- Minimum 8+ years of experience with a Bachelor's degree or 6+ years of experience with a Master's degree, strong layout knowledge.
- Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - Calibre & Hercules).
- Strong layout knowledge in advanced submicron FinFET processes, including TSMC 5nm, 3nm, 2nm, A14 or Samsung lower FinFET nodes.
Key Responsibilities:
- Understand and apply layout guidelines, new process rules, and technical requirements for high-quality layouts.
- Manage scheduling, timelines, and layout floor-planning.
- Ensure end-to-end deliverables are completed with high quality and within the planned schedule.
- Adapt quickly to new methodologies and communicate effectively with the SOC and library teams.
Skill Set(Memory):
- Proven ability to manage schedules, timelines, and end-to-end deliverables.
- Experienced in leading teams, training junior engineers, and documenting layout methodologies and guidelines.
- Proficient in Cadence tools, including Virtuoso Layout, Layout XL, VXL, EXL, and Cadence Schematic Capture.
- Strong experience in memory layout design and physical verification (LVS, DRC, ERC, Antenna, Electro Migration) in CMOS processes.
- Extensive experience with physical verification tools such as Calibre and Hercules (DRC, LVS, ERC, Antenna, and Softcheck Errors).
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Solid understanding of memory architecture and RC requirements, with the ability to plan signal and power routing.
- Ability to lead teams, train junior engineers, and manage projects effectively.
- Strong knowledge of memory layout topology; experience with memory compilers is preferred.
- Knowledge of AI, layout automation, and script/SKILL programming is preferred.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar Jobs
Software • Semiconductor • Manufacturing
Design and verify memory layouts for advanced CMOS processes, including floor planning, hierarchical layout, chip integration, and physical verification. Manage schedules and end-to-end deliverables while applying process rules and layout guidelines. Collaborate with SOC and library teams, support new methodology reviews, and lead or train junior engineers. Experience with memory architecture, memory compilers, signal and power planning, and automation is valuable.
Top Skills:
Antenna VerificationCadence Schematic CaptureCadence VirtuosoCalibreCmosDrcElectromigration AnalysisErcHerculesLvsScriptingSkill ProgrammingVirtuoso Xl
Software • Semiconductor • Manufacturing
Lead memory layout design from floor-planning to tapeout for advanced CMOS nodes. Apply process rules and verification (LVS/DRC/ERC), manage schedules, mentor juniors, automate layout flows, and document methodologies to meet quality and timing requirements.
Top Skills:
2Nm3Nm5NmAntenna ChecksCadence Schematic CaptureCadence VirtuosoCadence Virtuoso Xl (Vxl/Exl)CalibreCmos 7NmDrcElectromigrationErcFloor-PlanningHerculesLayout AutomationLvsMemory CompilersRc ExtractionSkill
Cloud • Information Technology • Security • Software • Cybersecurity
Monitor security alerts, detect and analyze threats, respond to security incidents, assess their scope and impact, and investigate phishing incidents. The role requires experience with SOC operations, SIEM, EDR, IDS/IPS, firewalls, antivirus tools, networks, operating systems, and endpoint fundamentals. Preferred qualifications include AI-assisted threat detection, security scripting, and certifications such as Security+, CISSP, or CISM.
Top Skills:
Ai/MlAntivirusCC#ChronicleComputer NetworksCrowdstrike FalconEdrEndpoint SecurityFirewallsIds/IpsOperating SystemsPowershellPythonSIEM
What you need to know about the Chennai Tech Scene
To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.
