Broadcom Logo

Broadcom

Memory Layout Design Engineer

Posted Yesterday
Be an Early Applicant
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Expert/Leader
Remote
Hiring Remotely in Electronics City, Bangalore, Karnataka, IND
Expert/Leader
Designs and verifies memory layouts for advanced submicron processes, including floor planning, hierarchical layout, chip integration, signal and power routing, and physical verification. Manages schedules and end-to-end deliverables while applying process rules and layout methodologies. Leads technology reviews, supports SOC and library teams, trains junior engineers, and may contribute to memory compiler development, layout automation, and SKILL scripting.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Requirements:

- Bachelor's degree with 12 years of experience or a Master's degree with over 10 years of experience.

- Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - Calibre & Hercules).

- Strong layout knowledge in submicron processes (e.g., 7nm, 5nm, 3nm, 2nm).


Key Responsibilities:

- Understand and apply layout guidelines, new process rules, and technical requirements for high-quality layouts.

- Manage scheduling, timelines, and layout floor-planning.

- Ensure end-to-end deliverables are completed with high quality and within the planned schedule.

- Adapt quickly to new methodologies and communicate effectively with the SOC and library teams.


Skill Set(Memory):

- Strong experience in memory layout design and physical verification (LVS, DRC, ERC, Antenna, Electro Migration).

- Experience with Cadence Layout tools (Virtuoso XL, VXL, or EXL) and Calibre verification tools.

- Proficiency in floor-planning, hierarchy layout, and chip integration.

- Solid understanding of memory architecture and RC requirements, with the ability to plan signal and power routing.

- Ability to lead teams, train junior engineers, and manage projects effectively.

- Strong knowledge of memory layout topology; experience with memory compilers is preferred.

- Knowledge of AI, layout automation, and script/SKILL programming is preferred.

- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.

- Self-reliant with the ability to work both independently and collaboratively.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

Yesterday
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Designs and verifies memory layouts for advanced CMOS processes from 7nm through 2nm. Responsibilities include floor planning, hierarchical layout, chip integration, physical verification, scheduling, scripting automation, and applying process guidelines. The engineer will coordinate with SOC and library teams, lead technology reviews, train junior engineers, manage deliverables, and support memory architecture, signal and power planning, and layout methodology development.
Top Skills: Antenna VerificationCadence Layout XlCadence Schematic CaptureCadence VirtuosoCalibreCmosDrcElectromigration AnalysisErcHerculesLvsMemory CompilersScriptingSkill
Yesterday
Remote
Electronics City, Bangalore, Karnataka, IND
Mid level
Mid level
Software • Semiconductor • Manufacturing
Designs and verifies memory layouts for advanced CMOS semiconductor processes. Responsibilities include applying process rules, floor-planning, hierarchy layout, chip integration, signal and power planning, physical verification, scheduling, and delivering quality layouts. The role also supports methodology development, technology reviews, junior engineer training, and collaboration with SOC and library teams. Experience with memory architecture, memory compilers, automation, scripting, and SKILL programming is beneficial.
Top Skills: Antenna VerificationCadence Layout XlCadence Schematic CaptureCadence Virtuoso LayoutCalibreCmosDrcElectromigrationErcHerculesLvsSkill Programming
3 Months Ago
Remote
Electronics City, Bangalore, Karnataka, IND
Senior level
Senior level
Software • Semiconductor • Manufacturing
Design and deliver high-quality memory layouts for advanced FinFET processes. Manage floor-planning, schedule, and chip integration; perform physical verification (LVS/DRC/ERC/Antenna/EM); lead and train layout teams; document methodologies and adapt to new process rules and automation.
Top Skills: 2Nm3NmA14AIAntenna ChecksCadence Schematic CaptureCadence VirtuosoCalibreCmos ProcessesDrcElectromigration (Em)ErcExlFinfet (Tsmc 5NmHerculesLayout AutomationLayout XlLvsMemory CompilersSamsung Lower Nodes)SkillVxl

What you need to know about the Chennai Tech Scene

To locals, it's no secret that South India is leading the charge in big data infrastructure. While the environmental impact of data centers has long been a concern, emerging hubs like Chennai are favored by companies seeking ready access to renewable energy resources, which provide more sustainable and cost-effective solutions. As a result, Chennai, along with neighboring Bengaluru and Hyderabad, is poised for significant growth, with a projected 65 percent increase in data center capacity over the next decade.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account